6#if defined(BITS_BIG_ENDIAN) && BITS_BIG_ENDIAN == 1
7#error Bit structures defined in this file are not portable to BE
10#define BQ25896_ADDRESS 0xD6
11#define BQ25896_I2C_TIMEOUT 50
13#define IILIM_1600 (1 << 5)
14#define IILIM_800 (1 << 4)
15#define IILIM_400 (1 << 3)
16#define IILIM_200 (1 << 2)
17#define IILIM_100 (1 << 1)
18#define IILIM_50 (1 << 0)
26#define VINDPM_OS_1600 (1 << 4)
27#define VINDPM_OS_800 (1 << 3)
28#define VINDPM_OS_400 (1 << 2)
29#define VINDPM_OS_200 (1 << 1)
30#define VINDPM_OS_100 (1 << 0)
40 uint8_t VINDPM_OS : 5;
46 bool AUTO_DPDM_EN : 1;
55#define SYS_MIN_400 (1 << 2)
56#define SYS_MIN_200 (1 << 1)
57#define SYS_MIN_100 (1 << 0)
60 bool MIN_VBAT_SEL : 1;
68#define ICHG_4096 (1 << 6)
69#define ICHG_2048 (1 << 5)
70#define ICHG_1024 (1 << 4)
71#define ICHG_512 (1 << 3)
72#define ICHG_256 (1 << 2)
73#define ICHG_128 (1 << 1)
74#define ICHG_64 (1 << 0)
81#define IPRETERM_512 (1 << 3)
82#define IPRETERM_256 (1 << 2)
83#define IPRETERM_128 (1 << 1)
84#define IPRETERM_64 (1 << 0)
91#define VREG_512 (1 << 5)
92#define VREG_256 (1 << 4)
93#define VREG_128 (1 << 3)
94#define VREG_64 (1 << 2)
95#define VREG_32 (1 << 1)
96#define VREG_16 (1 << 0)
105 WatchdogDisable = 0b00,
120 ChgTimer CHG_TIMER : 2;
122 Watchdog WATCHDOG : 2;
127#define BAT_COMP_80 (1 << 2)
128#define BAT_COMP_40 (1 << 1)
129#define BAT_COMP_20 (1 << 0)
131#define VCLAMP_128 (1 << 2)
132#define VCLAMP_64 (1 << 1)
133#define VCLAMP_32 (1 << 0)
135#define TREG_60 (0b00)
136#define TREG_80 (0b01)
137#define TREG_100 (0b10)
138#define TREG_120 (0b11)
143 uint8_t BAT_COMP : 3;
149 bool BATFET_RST_EN : 1;
157#define BOOSTV_512 (1 << 3)
158#define BOOSTV_256 (1 << 2)
159#define BOOSTV_128 (1 << 1)
160#define BOOSTV_64 (1 << 0)
163 BoostLim_500 = 0b000,
164 BoostLim_750 = 0b001,
165 BoostLim_1200 = 0b010,
166 BoostLim_1400 = 0b011,
167 BoostLim_1650 = 0b100,
168 BoostLim_1875 = 0b101,
169 BoostLim_2150 = 0b110,
170 BoostLim_Rsvd = 0b111,
174 uint8_t BOOST_LIM : 3;
175 bool PFM_OTG_DIS : 1;
182 VBusStatExternal = 0b010,
197 ChrgStat CHRG_STAT : 2;
198 VBusStat VBUS_STAT : 3;
210 NtcFaultWarm = 0b010,
211 NtcFaultCool = 0b011,
212 NtcFaultCold = 0b101,
217 NtcFault NTC_FAULT : 3;
219 ChrgFault CHRG_FAULT : 2;
220 bool BOOST_FAULT : 1;
221 bool WATCHDOG_FAULT : 1;
224#define VINDPM_6400 (1 << 6)
225#define VINDPM_3200 (1 << 5)
226#define VINDPM_1600 (1 << 4)
227#define VINDPM_800 (1 << 3)
228#define VINDPM_400 (1 << 2)
229#define VINDPM_200 (1 << 1)
230#define VINDPM_100 (1 << 0)
234 bool FORCE_VINDPM : 1;
273 bool ICO_OPTIMIZED : 1;
Definition bq25896_reg.h:20
Definition bq25896_reg.h:39
Definition bq25896_reg.h:45
Definition bq25896_reg.h:59
Definition bq25896_reg.h:76
Definition bq25896_reg.h:86
Definition bq25896_reg.h:98
Definition bq25896_reg.h:118
Definition bq25896_reg.h:140
Definition bq25896_reg.h:146
Definition bq25896_reg.h:173
Definition bq25896_reg.h:193
Definition bq25896_reg.h:216
Definition bq25896_reg.h:232
Definition bq25896_reg.h:237
Definition bq25896_reg.h:242
Definition bq25896_reg.h:247
Definition bq25896_reg.h:252
Definition bq25896_reg.h:257
Definition bq25896_reg.h:262
Definition bq25896_reg.h:269